

The diagram illustrates a PLL circuit for a video signal processing system. The main components and their interconnections are as follows:

- Inputs:**
 - RESET:** Connected to the Frequency Divider (86), the first Phase Comparator (62), and the Control Circuit (91).
 - READ EFM SIGNAL:** Connected to the Synchronization Signal Detecting Circuit (84).
 - ATP SIGNAL OR INTERPOLATION SIGNAL THEREOF:** Connected to the Synchronization Signal Detecting Circuit (84).
 - Sync 1, Sync 2, Sync 3:** Synchronization signals connected to the Synchronization Signal Detecting Circuit (84) and the Write Signal Generator (88).
- Control Loop (66):** A dashed box containing the core PLL components:
 - FREQUENCY DIVIDER (86):** Receives the RESET signal and outputs $V_{sync\ 1}$ to the first Phase Comparator (62).
 - PHASE COMPARATOR (62):** Receives $V_{sync\ 1}$ and the feedback signal $(N \cdot f_l)$. It outputs $\phi 1$ to the divider $1/N$ (72) and a signal to the summing junction (76).
 - 1/N (72):** A divider that takes $\phi 1$ and outputs (f_l) to the second Phase Comparator (64).
 - PHASE COMPARATOR (64):** Receives (f_l) and the output of the Synchronization Signal Detecting Circuit (84). It outputs $\phi 2$ to the divider $1/M$ (80) and a signal to the summing junction (76).
 - 1/M (80):** A divider that takes $\phi 2$ and outputs (f_2) to the third Phase Comparator (90).
 - PHASE COMPARATOR (90):** Receives (f_2) and the output of the Synchronization Signal Detecting Circuit (84). It outputs a signal to the Write Signal Generator (88).
 - SUMMING JUNCTION (76):** Receives signals from the first and second Phase Comparators (62, 64). Its output goes to the Loop Filter (78).
 - LOOP FILTER (78):** Receives the summing junction output and outputs to the VCO (70).
 - VCO (70):** Receives the Loop Filter output and outputs the **READ CLOCK / WRITE CLOCK**.
- Other Components:**
 - SWITCHING SIGNAL WG:** A signal path connecting the output of the third Phase Comparator (90) to the Write Signal Generator (88).
 - WRITE SIGNAL GENERATOR (88):** Receives signals from the third Phase Comparator (90) and the Control Circuit (91) to produce the **WRITE SIGNAL**.
 - CONTROL CIRCUIT (91):** Receives the RESET signal and provides control signals to the Write Signal Generator (88) and the Synchronization Signal Detecting Circuit (84).

INSTRUCTION FOR ADDITIONAL WRITING

FIG.2




FIG.3




FIG.4





FIG.5



6/9
FIG.6




FIG. 7





FIG.8



202509290001

FIG.9

